## Lecture 22 Cache Examples

Lecture 22 - Cache Examples


(4) Therefore, if we get this pattern of accesses when we start a new program:
1.) 1010101000
2.) 1010101001
3.) 1010101010
4.) 1010101011

After we do the read for 1010101000 (word \#1), we will automatically get the data for words \#2, 3 and 4.

What does this mean? Accesses (2), (3), and (4) ARE NOT COMPULSORY MISSES

5 What happens if we get an access to location: 100011 | 10 | 11 (holding data: $12_{10}$ )

Index bits tell us we need to look at cache block 10.
So, we need to compare the tag of this address 100011 - to the tag that associated with the current entry in the cache block - 101010

These DO NOT match. Therefore, the data associated with address 1000111011 IS NOT VALI What we have here could be:

- A compulsory miss
- (if this is the $1^{\text {st }}$ time the data was accessed) - A conflict miss:
- (if the data for address 1000111011 was present, but kicked out by 1010101000 - fol example)

Lecture 22 - Cache Examples


This cache can hold 16 data words...
(6) What if we change the way our cache is laid out - but so that it still has 16 data words? One way we could do this would be as follows:


All of the following are true:
1 cache

- This cache still holds 16 words
- Our block size is bigger - therefore this should help with compulsory misses block entr
- Our physical address will now be divided as follows:
- The number of cache blocks has DECREASED
- This will INCREASE the \# of conflict misses


Tag (6 bits) Index (1 bit) Offset (3 bits)

7 What if we get the same pattern of accesses we had before?

|  | V D | Tag | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  |  |  |  |  |
| 1 |  | 101010 | $35_{10}$ | $24_{10}$ | $17_{10}$ | $25_{10}$ | $\mathrm{A}_{10}$ | $\mathrm{B}_{10}$ | $C_{10}$ | $\mathrm{D}_{10}$ |

Pattern of accesses:
(note different \# of bits for offset and index now)


However, now we have only 1 bit of index.
Therefore, any address that comes along that has a tag that is different than '101010' and has 1 in the index position is going to result in a conflict miss.

## Lecture 22 - Cache Examples

7
But, we could also make our cache look like this...


There are now just 2 words associated with each cache block.

Again, let's assume we want to read the following data words:

| Tag | Index | Offset | Address Holds Data |
| :---: | :---: | :---: | :---: |
| 1.) 101010 | 10 | 10 | $35_{10}$ |
| 2.) 101010 | 1100 | 11 | $24_{10}$ |
| 3.) 101010 | 101 | 10 | $17_{10}$ |
| 4.) 101010 | 101 | 11 | $25_{10}$ |

Assuming that all of these accesses were occurrins for the $1^{\text {st }}$ time (and would occur sequentially), accesses (1) and (3) would result in compulsory misses, and accesses would result in hits because of spatial locality. (The final state of the cache is shown after all 4 memory accesses).

Note that by organizing a cache in this way, conflict misses will be reduced.
There are now more addresses in the cache that the 10 -bit physical address can map too.


As a general rule of thumb, "long and skinny" caches help to reduce conflict misses, short and fat" caches help to reduce compulsory misses, but a cross between the two is probably what will give you the best (i.e. lowest) overall miss rate.

But what about capacity misses?

## Lecture 22 - Cache Examples

What's a capacity miss?

- The cache is only so big. We won't be able to store every block accessed in a program - must them swap out!
- Can avoid capacity misses by making cache bigger


|  | V D | Tag | 00 | 01 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 |  |  |  |  |  |  |
| 001 |  |  |  |  |  |  |
| 010 |  | 10101 | $35_{10}$ | $24_{10}$ | $17_{10}$ | $25_{10}$ |
| 011 |  |  |  |  |  |  |
| 100 |  |  |  |  |  | 7 |
| 101 |  |  |  |  |  |  |
| 110 |  |  |  |  |  |  |
| 111 |  |  |  |  |  |  |

Thus, to avoid capacity misses, we'd need to make our cache physically bigger - i.e. there are now 32 word entries for it instead of 16.

FYI, this will change the way the physical address is divided. Given our original pattern of accesses, we'd have:

## Pattern of accesses:

1.) $10101|010| 00=35_{10}$
2.) $10101|010| 01=24_{10}$
3.) $10101|010| 10=17_{10}$
4.) $10101|010| 11=25_{10}$
(note smaller tag, bigger index)

